Multilevel Dataflow-Driven Macro Placement Guided by RTL Structure and Analytical Methods
نویسندگان
چکیده
When RTL designers define the hierarchy of a system, they exploit their knowledge about conceptual abstractions devised during design and functional interactions between logical components. This valuable information is often lost physical synthesis. article proposes HiDaP, novel multilevel algorithm that uses analytical methods for macro placement problem modern designs dominated by multicycle connection pipelines. By taking advantage tree, netlist divided into blocks containing macros standard cells, dataflow affinity inferred considering register latency flow width interaction. The layout represented using slicing structures generated with top-down capable handling both hard soft An adaptive multiobjective cost function used to simultaneously minimize wirelength, timing, overlap, distance preferred locations, which can be user defined or analytic (spectral force directed). These techniques have been applied set large industrial circuits compared against state-of-the-art commercial academic placers, also handcrafted floorplans expert backend engineers. proposed approach outperforms previous algorithmic produce solutions better wirelength timing than best floorplans. Post-routing layouts are almost brought closure DRC cleanness minimal engineer modification, showing provide an excellent starting point contribute reduce turn-around time significantly.
منابع مشابه
Lagrangian Relaxation Based Congestion Driven Analytical Placement
Analytical VLSI placement techniques achieved high solution quality and strong extensibility based on smooth approximation of placement objective and constraints. However, significant room still exist for VLSI placement to improve. We observe at least two sources of placement complexity and inaccuracy, namely, poor predictability for placement metrics and poor controllability of placement const...
متن کاملBuffer Minimization In RTL Synthesis From Coarse-grained Dataflow Specification
This paper concerns area-efficient automatic hardware architecture synthesis and its optimization from dataflow graph(DFG) specification for fast HW/SW cosynthesis. A node in a DFG represents a coarse grain computation block such as FIR and DCT and a port in a block may consume multiple data samples per invocation, which distinguishes our approach from conventional behavioral synthesis and comp...
متن کاملCapo: Congestion-Driven Placement for Standard-cell and RTL Netlists with Incremental Capability
In this chapter, we describe the robust and scalable academic placement tool Capo. Capo uses the min-cut placement paradigm and performs (i) scalable multi-way partitioning , (ii) routable standard-cell placement, (iii) integrated mixed-size placement, (iv) wirelength-driven fixed-outline floorplanning as well as (v) incremental placement.
متن کاملMultilevel Optimization Methods: Convergence and Problem Structure
Building upon multigrid methods, the framework of multilevel optimization methods was developed to solve structured optimization problems, including problems in optimal control [13], image processing [29], etc. In this paper, we give a broader view of the multilevel framework and establish some connections between multilevel algorithms and the other approaches. An interesting case of the so cal...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
سال: 2021
ISSN: ['1937-4151', '0278-0070']
DOI: https://doi.org/10.1109/tcad.2020.3047724